DRAM Crunch: Lessons for System Design- EE Times

DRAM has become one of the most constrained resources in the AI stack. As manufacturers prioritize DDR5 and high-bandwidth memory (HBM) for data centers, the DRAM crunch has become more realized. Supply has tightened, and pricing has surged, reaching as much as three to four times what teams were paying just a year ago.

Even hyperscalers are no longer insulated, with reports of partial fulfillment becoming more common. This is not a short-term disruption. Current forecasts suggest these constraints will persist, forcing a reset in how AI systems are designed.

Importantly, this pressure is not evenly distributed. High-capacity DRAM modules—those most closely tied to cloud infrastructure demand—are experiencing the greatest price increases and the longest lead times. Lower-capacity memory in the 1-2 GB range, however, remains comparatively stable.

This imbalance is beginning to influence system design decisions. AI workloads that depend on large memory footprints are increasingly exposed to procurement challenges and cost volatility. By comparison, systems designed to operate within more modest memory limits are better positioned to avoid both pricing pressure and supply uncertainty. What was once viewed as a performance tradeoff has now become a strategic decision.

Partner Content View All

By Andrej Seb, Staff Engineer, Infineon Technologies 04.29.2026 By Shanghai Yongming Electronic Co.,Ltd 04.28.2026 By Rejoy Surendran, Market Strategy Manager & Xinpei Cao, Sr. Principal, Application Engineering, Henkel 04.27.2026

Reducing dependence on external DRAM

One response is to reduce dependence on memory. The more durable response is to remove it altogether where possible. For classical and vision-based AI workloads, this is now achievable with purpose-built edge AI accelerators. These systems run full inference pipelines on-chip, eliminating the need for external DRAM.

The impact is immediate: lower bill of materials—often by up to $100 per device—alongside improvements in latency, power efficiency, and system reliability. Just as important, it reduces exposure to supply chain variability at a time when predictability is increasingly difficult to maintain.

Where generative AI is moving toward the edge

While generative AI cannot avoid DRAM entirely, it is no longer being designed as if memory is unlimited.

Not all generative AI needs to run in the cloud. A growing set of everyday tasks—transcription, summarization, translation, and audio enhancement—can run locally, within tight memory limits, and often perform better as a result. These are repeatable, well-defined functions that do not require massive, general-purpose models.

Large, centralized models still have a role, particularly for complex or open-ended tasks. But using them indiscriminately is inefficient and increasingly difficult to justify as memory costs rise. Smaller, domain-specific models are better suited to handling high-frequency tasks closer to the point of use, where they can operate within predictable system constraints.

Advances in small language models (SLMs) and compact vision-language models (VLMs) have made this shift viable, delivering strong performance with far fewer parameters. For hardware teams, this reduces the long-standing “memory tax” associated with AI system design. When entire inference pipelines can run within 1-2 GB of DRAM, several benefits follow:

Costs fall: Systems avoid the inflated pricing of high-capacity DRAM.

Supply-chain risk drops: Lower-capacity memory chips remain easier to procure.

Power consumption improves: Smaller models with hardware-assisted offload (NPU or AI accelerator) run cooler and more efficiently.

System reliability increases: Local inference keeps essential features online even during network outages.

The result is a hybrid approach. Local systems handle what needs to run continuously and reliably. The cloud handles more resource-intensive or less frequent tasks.

Designing for constraints, not abundance

The DRAM crunch does not have to slow AI down. It is forcing it to become more practical.

Design decisions that were once abstract—model size, memory footprint, where inference runs—are now directly tied to cost, availability, and whether systems can be deployed at all. That is narrowing the gap between what is technically possible and what is actually viable.

In practice, this is changing how performance is defined. Larger models are not always better—particularly for tasks that need to run continuously, within fixed latency, power, and memory limits. Domain-specific models, deployed locally, are often the best option.

Edge AI fits that model by design. Its memory profile aligns with what is actually available, and its deployment model reduces dependence on constrained components and centralized infrastructure.

This is leading to a reassessment of model size, memory requirements, and what constitutes effective performance for everyday tasks. In many cases, domain-specific models are proving more practical than large, generalized systems, particularly in environments where latency, privacy, and power consumption are critical considerations.

In that sense, designing for constraint offers a form of control. Systems built within tighter memory bounds are less exposed to cost volatility and supply uncertainty, allowing teams to deploy and scale with greater predictability in an environment where resource availability can no longer be assumed.

The question is no longer how much AI a system can run, but how efficiently it can run what matters.